

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449</b>	Attorney Docket No. 2885/85	Serial No. 10/791,501
	Applicant(s) Vorbach et al.	
	Filing Date June 18, 2004	Group Art Unit 2116

## U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE

## FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO

## OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.	
	*Abnous, A. et al., "Ultra-Low-Power Domain-Specific Multimedia Processors," U.C. Berkeley, 1996 IEEE, pp. 461-470.	
	*Sutton et al., "A Multiprocessor DSP System Using PADDI-2," U.C. Berkeley, 1998 ACM, pp. 62-65.	
	*Zhang, et al., "Abstract: Low-Power Heterogeneous Reconfigurable Digital Signal Processors with Energy-Efficient Interconnect Network," U.C. Berkeley, pp. 1-120.	
EXAMINER	/Nitin Patel/	DATE CONSIDERED 09/19/2008
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.		

\* = Newly-Cited Reference ( June 13, 2008)

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449</b>	Attorney Docket No. 2885/85	Serial No. 10/791,501
	Applicant(s) Vorbach et al.	
	Filing Date March 1, 2004	Group Art Unit 2116

## U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	4,233,667	November 11, 1980	Devine et al.			
	4,720,778	January, 1998	Hansen et al.			
	4,918,440	April 17, 1990	Furtek et al.			
	5,361,373	November 1, 1994	Gilson			
	5,392,437	February 21, 1995	Matter et al.			
	5,737,516	April 1998	Circello et al.			
	5,841,973	November 1998	Cooke et al.			
	5,887,165	March 23, 1999	Martel et al.			
	5,892,962	April 6, 1999	Cloutier			
	5,926,638	July 1999	Inoue			
	5,960,200	September 1999	Eager et al.			
	5,970,254	October 19, 1999	Cooke et al.			
	5,978,260	November 2, 1999	Trimberger et al.			
	5,996,083	November 30, 1999	Gupta et al.			
	6,003,143	December 1999	Kim et al.			
	6,014,509	January 11, 2000	Furtek et al.			
	6,020,758	February 1, 2000	Patel et al.			
	6,021,490	February 1, 2000	Vorbach et al.			
	6,108,760	August 22, 2000	Mirsky et al.			
	6,150,837	November 21, 2000	Beal et al.			
	6,150,839	November 21, 2000	New et al.			
	6,170,051	January 2001	Dowling			
	6,211,697	April 2001	Lien et al.			
	6,212,650	April 2001	Guccione			
	6,240,502	May 29, 2001	Panwar et al.			
	6,282,701	August 2001	Wygodny et al.			
	6,286,134	September 2001	Click, Jr. et al.			
	6,301,706	October 2001	Maslennikov et al.			
	6,398,383	June 2002	Huang			
	6,404,224	June 11, 2002	Azegami et al.			
	6,421,809	July 2002	Wuytack et al.			
	6,425,068	July 23, 2002	Vorbach			
	6,434,695	August 2002	Esfahani et al.			
	6,434,699	August 13, 2002	Jones et al.			
	6,437,441	August 2002	Yamamoto			
	6,490,695	December 2002	Zagorski et al.			
	6,496,971	December 2002	Lesea et al.			

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449</b>	Attorney Docket No. 2885/85	Serial No. 10/791,501
	Applicant(s) Vorbach et al.	
	Filing Date March 1, 2004	Group Art Unit 2116

	6,504,398	January 2003	Lien et al.			
	6,526,520	February 25, 2003	Vorbach et al.			
	6,721,830	April 2004	Vorbach et al.			
	6,961,924	November 2005	Bates et al.			
	2002/0138716	September 26, 2002	Paul et al.			
	2003/0056085	March 2, 2003	Vorbach			
	2003/0014743	January 16, 2003	Cooke et al.			
	2003/0046607	March 6, 2003	Vorbach			
	2003/0052711	March 20, 2003	Taylor			
	2003/0055861	March 20, 2003	Lai et al.			
	2003/0056091	March 20, 2003	Greenberg			
	2003/0056202	March 20, 2003	Vorbach			
	2003/0093662	May 15, 2003	Vorbach et al.			
	2003/0097513	May 22, 2003	Vorbach et al.			
	2004/0199688	October 2004	Vorbach et al.			

## FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
	WO 02/071196	September 12, 2002	PCT				
	0 463 721	January 2, 1992	EPO				
	0 539 595	May 5, 1993	EPO				
	0 696 001	December 5, 2001	EPO				
	9-27745	January 28, 1997	Japan			Abstract	
	11-307725	November 5, 1999	Japan			Abstract & Partial Translation	
	2000-181566	June 30, 2000	Japan			Computer Translation	

## OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Abnous, A., et al., "The Pleiades Architecture," Chapter 1 of <i>The Application of Programmable DSPs in Mobile Communications</i> , A. Gatherer and A. Auslander, Ed., Wiley, 2002, pp. 1-33.
	Chen et al., "A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 27, No. 12, December 1992, pp.1895-1904.
	Hartstein, R., "Coarse grain reconfigurable architectures," <i>Design Automation Conference</i> , 2001, Proceedings of the ASP-DAC 2001 Asia and South Pacific, January 30- February 2, 2001, IEEE 30 January 2001, pp. 564-569.
	Hastie et al., "The implementation of hardware subroutines on field programmable gate arrays," <i>Custom Integrated Circuits Conference</i> , 1990, Proceedings of the IEEE 1990, May 16, 1990, pp. 31.3.1 - 31.4.3 (3 pages).
	John, L., et al., "A Dynamically Reconfigurable Interconnect for Array Processors," Vol. 6, No. 1, March 1998, IEEE, pages 150-157.

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449</b>	Attorney Docket No. 2885/85	Serial No. 10/791,501
	Applicant(s) Vorbach et al.	
	Filing Date March 1, 2004	Group Art Unit 2116

	Kastrup, B., "Automatic Hardware Synthesis for a Hybrid Reconfigurable CPU Featuring Philips CPLDs," Proceedings of the PACT Workshop on Reconfigurable Computing, 1998, pp. 5-10.
	Koren et al., "A data-driven VLSI array for arbitrary algorithms," IEEE Computer Society, Long Beach, CA Vol. 21, No. 10, 1 October 1988, pp. 30-34.
	Razdan et al., "A High-Performance Microarchitecture with Hardware-Programmable Functional Units, Micro-27, Proceedings of the 27 <sup>th</sup> Annual International Symposium on Microarchitecture, IEEE Computer Society and Association for Computing Machinery, November 30-December 2, 1994, pp. 172-180.
	Skokan, Z.E., "Programmable logic machine (A programmable cell array)," IEEE Journal of Solid-State Circuits, Vol. 18, Issue 5, October 1983, pp. 572-578.
	Sueyoshi, T., "Present Status and Problems of the Reconfigurable Computing Systems Toward the Computer Evolution," Department of Artificial Intelligence, Kyushu Institute of Technology, Fukuoka, Japan; Institute of Electronics, Information and Communication Engineers, Vol. 96, No. 426, IEICE Technical Report (1996), pp. 111-119 [English Abstract Only]
	Siemers et al., "The >S<puter: A Novel Micoarchitecture Mode for Execution inside Superscalar and VLIW Processors Using Reconfigurable Hardware," Australian Computer Science Communications, Volume 20, No. 4, Computer Architecture, Proceedings of the 3 <sup>rd</sup> Australian Computer Architecture Conference, Perth, John Morris, Ed., February 2-3, 1998, pp. 169-178.
	Weinhardt, Markus et al., "Pipeline Vectorization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 2, February 2001, pp. 234-248.
	Yeung, A. et al., "A data-driven architecture for rapid prototyping of high throughput DSP algorithms," Dept. of Electrical Engineering and Computer Sciences, Univ. of California, Berkeley, USA, <i>Proceedings VLSI Signal Processing Workshop, IEEE Press</i> , pp. 225-234, Napa, October 1992.
	Yeung, A. et al., "A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms," Dept. of Electrical Engineering and Computer Sciences, Univ. of California, Berkeley, USA, pp. 169-178, <i>IEEE</i> 1993.

EXAMINER	/Nitin Patel/	DATE CONSIDERED	09/19/2008
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.			

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /N.P./

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449</b>	Attorney Docket No. 2885/85	Serial No. 10/791,501
	Applicant(s) Vorbach et al.	
	Filing Date March 1, 2004	Group Art Unit 2116

## U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	RE34,444	November 1993	Kaplinsky			
	4,414,547	November 1983	Knapp et al.			
	4,590,583	May 20, 1986	Miller			
	4,852,048	July 25, 1989	Morton			
	4,882,687	November 1989	Gordon			
	4,918,440	April 17, 1990	Furtek et al.			
	5,193,202	March 9, 1993	Jackson et al.			
	5,212,716	May 1993	Ferraiolo et al.			
	5,218,302	June 8, 1993	Loewe et al.			
	5,276,836	January 4, 1994	Fukumaru et al.			
	5,311,079	May 10, 1994	Ditlow et al.			
	5,469,003	November 1995	Kean			
	5,581,731	December 3, 1996	King et al.			
	5,652,529	July 1997	Gould et al.			
	5,748,979	May 1998	Trimberger			
	5,752,035	May 1998	Trimberger			
	5,754,820	May 19, 1998	Yamagami			
	5,821,744	October 1998	Veytsman et al.			
	5,844,422	December 1, 1998	Trimberger et al.			
	5,862,403	January 1999	Kanai et al.			
	5,960,193	September 28, 1999	Guttag et al.			
	5,999,990	December 1999	Sharrit et al.			
	6,020,760	February 1, 2000	Sample et al.			
	6,026,481	February 2000	New et al.			
	6,077,315	June 2000	Greenbaum et a.			
	6,105,106	August 2000	Manning			
	6,134,166	October 17, 2000	Lytle et al.			
	6,185,256	February 2001	Saito et al.			
	6,185,731	February 2001	Maeda et al.			
	6,188,240	February 2001	Nakaya			
	6,198,304	March 2001	Sasaki			
	6,216,223	April 2001	Revilla et al.			
	6,256,724	July 2001	Hocevar et al.			
	6,285,624	September 2001	Chen			
	6,400,601	June 2002	Sudo et al.			
	6,435,054	October 10,2000	Nguyen			
	6,476,634	November 2002	Bilski			
	6,516,382	February 2003	Manning			

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449</b>	Attorney Docket No. 2885/85	Serial No. 10/791,501
	Applicant(s) Vorbach et al.	
	Filing Date March 1, 2004	Group Art Unit 2116

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	6,518,787	February 2003	Allegrucci et al.			
	6,525,678	February 2003	Veenstra et al.			
	6,631,487	October 2003	Abramovici et al.			
	6,633,181	October 2003	Rupp			
	6,658,564	December 2003	Smith et al.			
	6,708,325	March 2004	Cooke et al.			
	6,757,892	June 2004	Gokhale et al.			
	6,782,445	August 2004	Olgiati et al.			
	6,803,787	October 2004	Wicker, Jr.			
	6,871,341	March 2005	Shyr			
	6,874,108	March 2005	Abramovici et al.			
	6,886,092	April 2005	Douglass et al.			
	6,901,502	May 2005	Yano et al.			
	6,961,924	November 2005	Bates et al.			
	6,928,523	August 2005	Yamada, Akira			
	7,010,687	March 2006	Vorbach et al.			
	7,237,087	June 26, 2007	Vorbach et al.			
	7,249,351	July 2007	Songer et al.			
	7,254,649	August 2007	Subramanian et al.			
	2001/0032305	October 2001	Barry			
	2002/0103839	August 2002	Ozawa			
	2002/083308	June 27, 2002	Pereira et al.			
	2003/0001615	January 2003	Sueyoshi et al.			
	2003/0086300	May 2003	Noyes et al.			

## FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
	0 398 552	November 22, 1990	EPO				
	0 735 685	October 2, 1996	EPO				
	0 746 106	December 4, 1996	EPO				
	0 748 051	December 11, 1996	EPO				
	1 061 439	December 20, 2000	EPO				
	199 26 538	December 14, 2000	Germany			Abs.	
	WO92/01987	February 6, 1992	PCT				
	WO04/114128	December 29, 2004	PCT				

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449</b>	Attorney Docket No. 2885/85	Serial No. 10/791,501
	Applicant(s) Vorbach et al.	
	Filing Date March 1, 2004	Group Art Unit 2116

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
	05-509184	December 16, 2003	Japan			English Equivalent = USP 5,193,202 cited above	

## OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Albaharna, O.T. et al., "On the Viability of FPGA-Based Integrated Coprocessors," Dept. of Electrical and Electronic Engineering, Imperial College of Science, London, 1999 IEEE, pp. 206-215.
	Athanas et al., "Processor Reconfiguration Through Instruction-Set Metamorphosis," 1993, IEEE Computers, pp. 11-18.
	Bakkes, P.J., et al., "Mixing Fixed and Reconfigurable Logic for Array Processing," Dept. of Electrical and Electronic Engineering, University of Stellenbosch, South Africa, 1996 IEEE, pp. 118-125.
	Bratt, A., "Motorola field programmable analogue arrays, present hardware and future trends," Motorola Programmable Technology Centre, Gadbrook Business Centre, Northwich, Cheshire, 1998, The Institute of Electrical Engineers, IEE, Savoy Place, London, pp. 1-5.
	Cardoso, Joao M.P. and Markus Weinhardt, "XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture," Field-Programmable Logic and Applications. Reconfigurable Computing is Going Mainstream, 12 <sup>th</sup> International Conference FPL 2002, Proceedings (Lecture Notes in Computer Science, Vol. 2438) Springer-Verlag Berlin, Germany, 2002, pp. 864-874.
	Compton, K. et al., "Configurable Computing: A Survey of Systems and Software," Northwestern University, Dept. of ECE, Technical Report, 1999, (XP-002315148), 39 pages.
	DeHon, A., "DPGA Utilization and Application," MIT Artificial Intelligence Laboratory, Proceedings of the Fourth International ACM Symposium on Field-Programmable Gate Arrays (FPGA '96), IEEE Computer Society, pp. 1-7.
	Franklin, Manoj et al., "A Fill-Unit Approach to Multiple Instruction Issue," Proceedings of the Annual International Symposium on Microarchitecture, November 1994, pp. 162-171.
	Hwang, K., "Advanced Computer Architecture - Parallelism, Scalability, Programmability," 1993, McGraw-Hill, Inc., pp. 348-355.
	IBM Technical Disclosure Bulletin, IBM Corp., New York, XP000424878, Bd. 36, Nr. 11, 1 November 1993, pp. 335-336.
	Knittel, Gunter, "A PCI-compatible FPGA-Coprocessor for 2D/3D Image Processing," University of Turgingen, Germany, 1996 IEEE, pp. 136-145.
	Lee et al., "A new distribution network based on controlled switching elements and its applications," IEEE/ACT Trans. of Networking, Vol. 3, No. 1, pp. 70-81, February 1995.
	Lee, Jong-eun et al., "Reconfigurable ALU Array Architecture with Conditional Execution," International Soc. Design Conference (ISOOC) [online] October 25, 2004, Seoul, Korea, 5 pages.
	Margolus, N., "An FPGA architecture for DRAM-based systolic computations," Boston University Center for Computational Science and MIT Artificial Intelligence Laboratory, IEEE 1997, pp. 2-11.
	Ozawa, Motokazu et al., "A Cascade ALU Architecture for Asynchronous Super-Scalar Processors," IEICE Transactions on Electronics, Electronics Society, Tokyo, Japan, Vol. E84-C, No. 2, February 2001, pp. 229-237.
	Quenot, G.M., et al., "A Reconfigurable Compute Engine for Real-Time Vision Automata Prototyping," Laboratoire Systeme de Perception, DGA/Etablissement Technique Central de l'Armement, France, 1994 IEEE, pp. 91-100.
	Tsutsui, A., et al., "YARDS: FPGA/MPU Hybrid Architecture for Telecommunication Data Processing," NTT Optical Network Systems Laboratories, Japan, 1997 ACM, pp. 93-99.
	Weinhardt, M., "Compilation Methods for Structure-programmable Computers," dissertation, ISBN 3-89722-011-3, 1997. <b>[TABLE OF CONTENTS AND ENGLISH ABSTRACT PROVIDED]</b>
	XILINX, "Spartan and SpartanXL Families Field Programmable Gate Arrays," January 1999, Xilinx, pp. 4-3 through 4-70.
	Zhang, et al., "A 1-V Heterogeneous Reconfigurable DSP IC for Wireless Baseband Digital Signal Processing," IEEE Journal of Solid-State Circuits, Vol. 35, No. 11, November 2000, pp. 1697-1704.
EXAMINER	/Nitin Patel/
	DATE CONSIDERED 09/19/2008
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	